Director Digital Design Verification Jobs In Santa Clara, CA

Immediate Hire Director Digital Design Verification Jobs $...

Director Digital Design Verification - Confidential - Livermore, CA

No Experience Needed, Apply Now. Livermore, CA Jobs $17-$38+/hour. Updated 3 min ago.

Created: 2025-01-11

Senior ASIC Verification Engineer

NVIDIA - Fremont, CA

We are looking for a Senior Verification Engineer to join our Display Team! NVIDIA has continuously reinvented itself over two decades. Our ...

Created: 2025-01-26

Verification Engineer/ASIC RTL / SoC Design Engineer

TetraMem - Accelerate The World - Fremont, CA

TetraMem is a fast-growing venture-backed well-funded startup company working on the next generation computing platforms with unique ReRAM-based ...

Created: 2025-01-11

$16 - $35/Hr Director Digital Design Verification (Hiring)

LocalStaffing - Nationwide, CA

Now Hiring - Great pay & Benefits. Click to Apply

Created: 2025-01-11

Senior Design Verification Engineer

LanceSoft, Inc. - Santa Clara, CA

Pay rate range: $85/hr to $107/hr on W2.Job description:• Looking for 8+ years SystemVerilog UVM experience, IP design verification and formal ...

Created: 2025-01-23

Formal Verification Lead

NexTech Capital - Santa Clara, CA

We are working with a stealth semiconductor start-up in the Bay area!Looking to hire a Formal Verification Lead as the first FV hire in the ...

Created: 2025-01-23

ASIC Formal Verification Engineer

ChipStack - San Jose, CA

About Chipstack:Chipstack is a well-funded startup at the cutting edge of integrating LLMs with chip design. Our team is composed of experts in ...

Created: 2025-01-24

Design Verification Engineer

Acceler8 Talent - San Mateo, CA

Acceler8 Talent is working with a promising new startup creating AI chips specifically designed for certain model types. They're looking for an ...

Created: 2025-01-24

Senior Design Verification Engineer

Wipro - Sunnyvale, CA

Design Verification Engineering Services Testbench development - System Verilog Universal Methodology ("UVM"), Python, and C tests Integration/...

Created: 2025-01-24

Principal Product Engineer - Verification and Debug (R48016/...

Cadence - San Jose, CA

Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its ...

Created: 2025-01-23

< Previous...  1 2 3 .. 5 Next > 

(total 44 results)