Senior RF IC Designer(PA, LNA, MIxer, VCO)
Ripple Technology Inc. - Milpitas, CA
Apply NowJob Description
Ripple Technology Inc. is looking for a Senior RF IC Designer (PA, LNA, Mixer, VCO) in Milpitas, CA.This local job opportunity with ID 3049423111 is live since 2025-01-27 13:37:51. Ripple Technology is working on WiFi 6/7 AP SOC and is looking to bring on an RF/Analog IC Designer to join our team in the Bay Area. Responsibilities: Design radio transceiver blocks, such as PA, LNA, mixer, TIA, LPF, VGA, ADC/DAC, etc. Design LO blocks, such as crystal oscillator, RF synthesizer, LO distribution network. Design Analog blocks, such as Bandgap, POR, LDO, DC-DC converter, low power clock, power detector, ESD, test mux, etc. Guide layout engineer to do the layout, and be able to do the critical layout individually with DRC/LVS/xRC. Work with the team to define the block specs, performing link budget analysis, noise, linearity, phase noise, SNR, and EVM optimization. Collaborate on RC calibration, VCO calibration, IQ calibration, DC offset calibration, DPD, etc. Perform mixed-signal verification using AMS, Verilog, and system Verilog. Conduct RF/analog and digital layout integration. Write test plans, perform design verification, and provide ATE production support. Qualifications: Masters or Ph.D. in electrical engineering. Typically requires 5+ years of RF/Analog and mixed-signal design experience. Experience in WiFi, BLE, or cellular chip design. Familiarity with wireless communication theory. Proficient with Cadence design tools for simulation and layout. Experience with EM simulation using EMX/HFSS/ADS. Knowledge of link budget analysis, noise linearity, and phase noise analysis. Familiarity with CMOS or SOI on deep submicron or FinFet technology to design circuits. Experience with chip verification in the lab, using the network analyzer, spectrum analyzer, LitePoint, signal analyzer, etc. Proficient in Verilog, system Verilog, Python, Matlab, and C. Good documentation and communication skills. #J-18808-Ljbffr
Created: 2025-02-01