Reporting to the Manager, Engineering (ASIC/ FPGA), the Senior Member of Engineering Staff (SMES) will be part of the key ASIC/ FPGA design team, responsible for the delivery of FPGA/ ASI - Cs for high-speed crypto applications. S/he will architect, Design Engineer, Engineer, Design, Technology, Business Services, Architect