Involved in FPGA Design, System Simulation, Synthesis, Resource and Power Utilization analysis, Place and Route, Timing analysis, Verification, and Integration activities. Generate and execute constraint driven synthesis and timing closure techniques Design Engineer, Engineer, Digital, Design, Manufacturing, Technology, Support